Abstract: This paper presents a comprehensive review of high-power dc-dc converters for high-voltage direct current (HVDC) transmission systems, with emphasis on the most promising topologies from established and emerging dc-dc converters.
INTRODUCTION For many decades researchers have recognised the possibilities multi-terminal high-voltage dc (HVDC) transmission networks
can offer when compared to well-established high-voltage ac (HVAC) systems [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] . For the majority of this period, the difficulty of power reversal in complex multi-terminal networks based on line commutating converter high-voltage dc (LCC-HVDC) technology has prevented development of generic dc grids with seamless control over the power flow in any of its branches [16] . Also, the increased dependency of the LCC terminal on the ac network strength has caused significant concerns regarding ac voltage stability of relatively weak ac networks, especially when large power is being exchanged [8, [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] . The emergence of voltage source converter high-voltage dc (VSC-HVDC) in the early 1990s [10, 12, [27] [28] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] [44] [45] [46] that can reverse dc power without any difficulty (power reversal is achieved without the need to reverse the dc voltage) has reinvigorated research into generic multi-terminal HVDC networks. Recent consideration of offshore wind farms by many European countries with real possibilities of building offshore multi-terminal HVDC networks and inter-regional dc grids, has encouraged serious research and development effort from major HVDC manufacturers and academia [1, 8, 12, [43] [44] [45] [47] [48] [49] [50] [51] [52] [53] [54] [55] [56] [57] [58] [59] . These efforts include all technology chains which are necessary for practical realisation of multi-terminal HVDC networks, such as dc switchgear (dc circuit breakers and fast disconnectors) and high-voltage dc-dc converters [44, 47, [60] [61] [62] [63] [64] [65] [66] [67] [68] [69] [70] [71] [72] [73] [74] [75] [76] . Besides dc voltage matching, high-voltage dc-dc converters are expected to play a pivotal role of splitting a large dc grid into several protection zones (smaller dc networks, each capable of sustaining itself as an individual network or operating as part of a large network), thus preventing entire system collapse during a severe dc network fault. These dc-dc converters (also known as dc-transformers) are expected to provide galvanic isolation. The majority of the most promising dc-dc converters for HVDC applications known today are developed around the front-to-front (F2F) dual active bridge originally developed by De Doncker for low and medium-voltage applications [65, 77] . The topology is best suited for low and medium transformation ratios. These dc-dc converters deliberately use an intermediate ac link to make a dc fault on one side appears as a controllable ac overcurrent at the healthy side converter. Blocking the healthy converter will therefore be sufficient to isolate the faulty part.
These converters must therefore be seen as an enabling technology for a multi-terminal HVDC network as they minimise the number of dc circuit breakers, and allow dc grids to behave in a similar fashion as ac grids during dc network faults. Because it is not possible to cover all the dc-dc converters proposed in the literature for HVDC applications, this paper focuses on the established and emerging dc-dc converters, which show promise for HVDC applications. A brief discussion of each dc-dc converter will be presented, with broader emphasis on aspects related to power electronic systems. The discussions will be supported by a number of illustrative simulations.
II. CHALLENGES AND REQUIREMENTS FOR HIGH-VOLTAGE DC TRANSFORMERS
To focus investigation, this paper summarises some of the technical issues related to scalability of dc-dc converters for multiterminal HVDC networks as follows: a) F2F two-level and neutral-point clamped dc transformers require robust methods for static and dynamic voltage sharing of the series device connection in order to be able to operate with dc voltage suitable for HVDC transmission systems.
However experiences from early generations of HVDC links show that the use of series connected IGBTs is limited to ±200 kV [47, 78] .
b) Although adoption of a high fundamental frequency (1 kHz to 2 kHz) is attractive for reduced size and weight of magnetic components, switching of large voltage steps (400 kV or higher) at such frequencies impresses extremely high dv/dt upon interfacing transformers. This will make transformer design more challenging (that is, insulation and ability to transmit powers associated with dominant low-order harmonics such as the 3 rd , 5 th and 7 th ).
c) Benefits of multi-level techniques in dc-dc applications, where fundamental frequencies are much higher than 50Hz may not be significant. This is because the reduction in transformer size will be limited by the minimum clearance between terminals and phases, bushing creepage, and transformer body structure must be mechanically strong to be able to support the weight of long high-voltage bushings, including magnetic forces during normal and abnormal operation. Thus, insulation and isolation within high voltage dc-dc converters will present major volume constraints.
Considering the importance of high-voltage dc-transformers for practical realisation of multi-terminal HVDC network with dc operating voltage of up to 800 kV (pole-to-pole), the most desirable features for high-voltage dc-dc converters are:
1) Scalable to high-voltage, and are likely required to use an interfacing transformer for galvanic isolation [65, 79] , and better utilisation of switching devices at the converter with higher dc link voltage. In this manner, circulating reactive power in the ac link is minimized, without de-rating of the switching devices. Besides voltage matching, a dc-dc converter must be able to act as a dc power or dc voltage controller and prevent dc fault propagation within the dc network, without exposing its switching devices to risk of damage.
2) Voltage stresses (dv/dt) presented at the primary and secondary windings of the interfacing transformer, and voltage stresses across dc-dc converter switching devices and passive components must be fully controlled.
3) Since the size and weight reduction of the interfacing transformer in a high-voltage dc-dc converter is limited by the level of switching losses and other high-voltage and mechanical considerations as stated previously, the fundamental frequency in the ac link must be constrained to less than 1 kHz [65] . In multi-module dc-dc converters, where each sub-module operates at relatively low dc voltage and contributes a small fraction of the total output power, higher fundamental frequency can be achieved at the ac link [79, 80] .
4) The dc-dc converter must be able to perform black-start at the ac link and controlled recharge of the dc link following dc fault isolation on any one of its dc terminals. Thus, modulation index control over a wide (0-1) range is required.
III.
REVIEW OF ESTABLISHED AND EMERGING DC-DC CONVERTER TOPOLOGIES

A)
Two-level converter dual active bridge (DAB) Fig. 1 shows an example of a dc-dc converter that uses a typical two-level dual active bridge with series connected IGBTs (insulated gate bi-polar transistors) to enable operation at high dc voltage. With the use of a fundamental frequency ranging from 250 Hz to 1 kHz in the ac link, the overall size and weight of the dc-dc converter can be reduced, without significant efficiency sacrifice. Traditionally, such two-level dual active bridges are operated in a square wave mode at the fundamental frequency, where each arm conducts for 180 o (half a fundamental period), with the load angle between v ao1 and v ao2 (Fig. 1 ) is traditionally used for power flow control between VSC 1 and VSC 2 [65, 77, [81] [82] [83] . In this operating mode, self-commutated semiconductor devices in the DAB tend to turn on and off at zero currents for much of the operating range (while anti-parallel diodes are in conduction); thus, low switching loss is achieved [65] . The use of pulse width modulation can provide an additional degree of freedom, which can be exploited to minimise the circulating reactive power in the ac link between VSC 1 and VSC 2 . However, with fundamental frequency range stated, the use of high-frequency pulse width modulation (PWM) must be precluded, because the increase in switching losses is expected to outweigh the gain that will be achieved by increased control flexibility [65, 76, 84, 85] . To avoid this shortcoming of the high frequency PWM, low-frequency modulation schemes such as selective harmonic elimination (SHE) with one notch per quarter cycle can be used to achieve the necessary control flexibility, specifically ac voltage and reactive power control in the ac link between VSC 1 and VSC 2 , especially during a dc fault. However, with SHE the range at which inherent soft switching during DAB turn-on and off is achieved will be reduced;
hence, switching losses are expected to increase. . If the medium-frequency transformer is assumed to be lossless and with L T transformer leakage inductance referred to primary, the primary instantaneous current can be expressed as:
With the instantaneous power at the terminals of the lead converter VSC 1 expressed as p 1 (t)=3v ao1 i ao1 (t), the average power VSC 1 exchanges with VSC 2 is:
where k is the turn ratio (primary to secondary). Equation (3) indicates that the medium-frequency transformer must be designed to transmit all the powers associated with significant low-order harmonics, including that of the fundamental component. Here, the load angle is the only available degree of freedom that can be used to control power flow. When SHE is used as depicted in Fig. 2 (b 
The average power VSC 1 exchanges with VSC2 is:
Equations (4) and (5) show that with SHE the power flow in the ac link can be controlled using voltage magnitudes at the terminals of VSC 1 and VSC 2 , and the phase shift between these voltages (load angle ). 
B) Modular multilevel converter dual active bridge
As power handling and the dc operating voltage of the VSC-HVDC links continue to increase, the modular multilevel converter dual active bridge (MMC-DAB) with a medium-frequency transformer in the ac link in Fig. 3 is more likely to be adopted. The use of a medium-frequency ac link is not only beneficial for compact transformer design, but also leads to overall reduction in the size of the MMC-DAB passive elements such as cell capacitances and arm reactors. Practically, the ac link of an MMC-DAB can be operated using full multilevel modulation with sinusoidal voltage or in a quasi two-level mode with trapezoidal voltage as suggested in [53] . These two possibilities will be explored in the subsequent parts. Fig. 3 using multilevel modulation similar to that used in the converter terminal of the typical VSC-HVDC link, where the MMC is connected to the ac grid [50] . Basic operating principle of the MMC can be explained using sub-converter VSC 1 in the MMC-DAB Fig. 3(a) . Each of phase-leg of the VSC 1 depicted in Fig. 3(a) comprises of upper and lower arms, each consists of N 1 half-bridge cells such as shown in Fig. 3(b) . Each MMC arm supports full dc link voltage (V dc1 ), with the voltage across each cell capacitor must be maintained strictly around V cell =V dc1 /N 1 or V cell =V cref /N 1 , depending on the control method to be employed. To control the power flow between MMC ac and dc sides, without unnecessary inrush current in the dc side, the distributed cell capacitors of each MMC phase-leg must be controlled such that the upper and lower arms are operated in complementary manner according to the following insertion functions:
; where, 
The ac voltage will be generated at each converter pole such as 'a 1 '
relative to ground (O 1 ) represents the different-mode voltage of phase-leg 'a' and it is given by:
. During normal operation, V cref is regulated aroundV dc1 ; thus, therefore, MMC-DAB operated in this mode is expected to have lower power density compared to its two-level equivalent [62, 75, 89] . Also, full exploitation of soft switching as in the DAB configuration is not possible (only some of the devices will turn on and off at zero current).
Although the use of a medium-frequency ac link between VSC 1 and VSC 2 of the MMC-DAB may lead to a compact design as previously stated, operation with low modulation index during black start following a dc network fault will increase the loading on the cell capacitors. Thus, cell capacitance must be oversized to keep cell capacitor voltage ripple within tight limits, and avoid exposing switching devices to increased voltage stress.
The average active power exchange between VSC 1 and VSC 2 when the MMC-DAB is operated with sinusoidal currents and voltages in the ac link can be approximated by:
where, m 1 and m 2 are the modulation indices of VSC 1 and VSC 2 (m 1 =2V m1 /V dc1 and m 2 =2V m2 /V dc2 , and V m1 and V m2 are peak fundamental voltages at the terminal of VSC 1 and VSC 2 ). Equation (6) only exploits the active power associated with the fundamental voltage and current (lower power density is expected).
b)
Quasi-two-level (Q2L) operation of MMC-DAB Quasi two-level operation of multilevel converters was initially proposed for diode clamped multilevel inverters [90] [91] [92] [93] and later adopted for modular multilevel converters [75] . This mode operates the modular multilevel converter as a two-level Practically, dwell time t d can be pre-defined or varied based on the cell capacitor balancing requirements when the MMC-DAB is operated with fixed voltage magnitudes in the medium-frequency ac link. Alternatively, the dwell time t d can be varied to vary the magnitude of the ac voltage at the MMC terminals to minimize circulation reactive power and facilitate black-start following blackout in one of the dc or ac sides. However, such variation increases the loading on the cell capacitors by the fundamental current as Q2L operation mode converges to typical multilevel operation. This increases the energy storage requirement of the MMC cell capacitors; thus, cell capacitance. The output phase voltages v ao1 (t) and v ao2 (t) that VSC 1 and VSC 2 of the Q2L operated MMC-DAB present to the primary and secondary windings of the transformer in the ac link are:
Following similar procedures as with the two-level DAB, active power of the Q2L operated MMC-DAB is:
Implementation of MMC Q2L operation as suggested in [94, 95] results in considerable MMC switching loss reduction as each switching device operates at the fundamental frequency, and the upper and lower MMC arms are bypassed alternately every half fundamental cycle. Switching losses has been shown in [53] comparable to those of a two-level DAB. A further soft switching method has been recently proposed in [96] .
Trapezoidal operation involves each MMC arm being connected in parallel with the input dc link voltage every 180 o , with rapid recharge of the MMC cell capacitors to the input dc link voltage. This makes the current in each arm drop to zero every half fundamental period. The main disadvantage of the implementation suggested in [95] is that modulation index control is only achievable within a narrow range (0.81<m<1.27). Auxiliary techniques can be employed to extend this range as detailed in [53] . each cell experiences lower current stresses than with full multilevel operation. Switch S m of each cell experiences higher current stresses than with full multilevel operation (since the total power each phase contributes is being exchanged through one arm at any instant time instead of two arms as in full multilevel operation). Because of the reduce cell capacitance, the dc link current ripple is higher than with full multilevel operation. Generally, the CTB converter can be operated using established modulation strategies, especially when it is used as a converter terminal of the VSC-HVDC link. For dc-dc converter applications, where converter footprint and weight are increasingly important, Q2L operation of the CTB offers several advantages (as presented in [56] ):
 Smaller footprint compared to Q2L operated MMC.
 Low semiconductor losses (the number of switching devices in the conduction path is lower than that in an MMC and most he hybrid converters of similar rating).  Retains most of the attributes of the Q2L operated MMC such as low dv/dt, readily scalability to high voltage, and modular structure.
However, its main disadvantage is that the discharge of its concentrated dc capacitor at the input dc link may result in high current stresses in the freewheel diodes of the two-level stage during a dc side fault. But this is not a major issue in dc-dc converters because the ac link between the two CTB converters in Fig. 5 is weak (freewheel diodes of the faulty converter will see only short duration discharge current of the dc link plus cable capacitors). To illustrate the suitability of the Q2L operated CTB converter for dc-dc converters, a three-phase 21-cell CTB converter is simulated with a 800 kV input dc voltage, connected to a passive load of 300 Ω with 0.98 power factor lagging per phase. Cell capacitance and current limiting inductance inserted in each limb are 100 µF and 50 µH respectively. In this illustration, SHE is used with 0.9 modulation index, and the results are shown in Fig. 6 . Fig. 6 (a) shows the phase output voltage the CTB presents to the load when SHE based Q2L operation is adopted. Fig. 6 (b) shows the voltage stress across phase 'a' upper switches of the two-level stage. The use of a Q2L operated CTB converter permits gradual increase of the voltage across the series IGBTs of the two-level stage. This offers the possibility of turning on and off the IGBTs (that form the composite switches of the two-level stage) individually and in a sequential manner (snubber circuits are avoided). Fig. 6 (c) shows the current waveform in the converter limb (that is, a series string of FB cells), and it indicates that the FB cascaded cells are recharged when the output phase is clamped to either the positive or negative dc rail, with the limb current dropping to zero when the sum of the voltages across the cascaded FB cells equals the dc link voltage. Also, each limb conducts for a small part of the fundamental period; hence switching devices with relatively low current rating can be used in the FB cells. Fig. 6 (d) shows that the cell capacitor voltages of the CTB converter are maintained around the desired set point, ½V dc /N. The results in Fig. 6 show that the CTB converter is promising as a HVDC dc-dc converter, without the constraints of the conventional twolevel converter counterpart in terms of dv/dt and losses. However, its input dc link capacitor may increase the magnitude of transient discharge current during dc faults, which may increase the let-through current in the dc circuit breakers and other switchgear connected to the dc side to isolate dc faults. 
e)
Dual active bridge dc-dc converter based on alternative arm modular multilevel converter (A2M2C-DAB) Fig. 8 shows the A2M2C-DAB dc-dc converter proposed in [101] and [63] that reduces the number of full-bridge cells required per arm when compared with the FB-MMC. By altering the basic operation of the FB-MMC, each arm of the A2M2C operates for 180 o , while a director switch is used to ensure that each arm is able to block the full dc link voltage. With the aid of a brief overlap time (where the upper and lower arms of the A2M2C conduct simultaneously), the director switches of each phase are able to facilitate a relatively smooth current commutation between the upper and lower arms over a limited power factor range. This modification allows the A2M2C to achieve dc fault blocking capability with reduced semiconductor losses when compared to the FB-MMC and hybrid cascaded two-level converter [53, [102] [103] [104] , and a modest reduction in footprint.
Operation of the A2M2C in the Q2L mode further reduces its footprint (size of cell capacitors and arm inductor), hence it is a suitable HVDC dc-dc converter. However, its overall efficiency remains lower than that of the Q2L operated half-bridge MMC due to the large number of switching devices it inserts in the conduction path. Additionally, the A2M2C-DAB is less likely to be adopted for high-voltage high-power dc-dc converters as dc fault blocking is not necessary and its concentrated input dc link capacitor may increase the peak of transient component of the dc fault current. 
f)
Dual active bridge based on hybrid cascaded two-level converter Fig. 9 shows a dc-dc converter configuration that employs hybrid cascaded two-level converters with ac side FB cells [53, [105] [106] [107] . Although the numbers of switching devices and cell capacitors in the hybrid cascaded two-level converter shown in Fig.   9 are the same as in the CTB converter in Fig. 6 , it offers reverse blocking capability during a dc fault. However, its main disadvantages are: it has a large number of switching devices (4N) in conduction path when compared to the CTB converter (2N), thus, higher semiconductor losses are expected even with Q2L operation; and its input dc link capacitor increases the magnitude of the dc fault currents experienced by the switchgear in the dc side as stated with CTB and A2M2C based DABs.
Based on this discussion, the cascaded two-level converter is unlikely to be used for high-voltage dc-dc converters. N, and N is the sub-module number) and constraints the sub-module current contribution during dc network transients. Additional control is needed to ensure equal output voltage and input current sharing between the sub-modules, and to facilitate extra functionality such as black-start of the dc network, etc. At high fundamental frequency, the leakage inductance of the ac link transformer must be designed carefully in order to avoid exacerbating the reverse recovery problem at each diode bridge, which is connected to the secondary side of each high-frequency transformer [77, 108] . In high-power applications, the rectifier diodes suffer from high reverse recovery currents, a limited zero voltage switching range of the front end converter FB, and duty cycle loss [65, 77, 83, [108] [109] [110] [111] . Several solutions to the reverse recovery current problem of the rectifier diodes, high-voltage ringing and circulating reactive power have been suggested [65, 77, 79, 108] . Fig. 10b shows a generic version of a multi-module dc-dc converter with bi-directional power flow, where any of the submodules in Fig. 10 (c), (d) and (e) can be used. In the resonant version, the FB converters are used to adjust their operating frequencies to the resonant frequency of the ac link, thereby presenting near sinusoidal voltages to the primary and secondary windings of the high-frequency transformer, enabling switching devices of both bridges to operate at nearly zero current switching. However, the main disadvantage of this approach is that the voltage across the series resonant capacitor tends to be extremely high. As a result the resonant capacitor of each submodule tends to be relatively large and heavy. This makes the non-resonant version in Fig. 10c lighter and smaller than its resonant counterpart in Fig. 10d [79] .
The half-bridge multi-module dc-dc converter with a split capacitor has been proposed in [80] , see Fig. 10e . However, the topology in Fig. 10e has lower power density than the full-bridge version, Fig. 10c 
b) MMC transformerless dc converter topologies
Recently, the modular dc/dc converter topology of Fig. 12a was proposed [115, 116] . It generates output voltages that contain ac plus dc bias at the nodes (p 1 , p 2 and p 3 ) and (n 1 , n 2 and n 3 ) relative to ground. Therefore, it requires extremely large output filter inductance and capacitance to attenuate the fundamental ac voltage components from each phase voltage when measured relative to ground (L f =990 mH is used for the ±17.6 kV, 40 MW system in [115] ); otherwise, pole-to-ground dc voltage of the low-voltage side will be modulated at the fundamental frequency used to exchange power between converter arms. The claim that this dc-dc converter offers dc blocking capability is correct only when the dc fault occurs at the high-voltage side; but during pole-to-pole and pole-to-ground dc faults at the low-voltage side, sub-modules of the innermost arms are exposed to excessive current stresses. However, reverse blocking capability can be achieved if the inner and outer arms adopt mixed cells (combination of HB and FB cells).
Two versions of the non-isolated dc-dc converter, known as the tuned filter and the push-pull modular multilevel dc converter are presented in [89, 117] . Again both converter versions require significant filtering at the output dc port, with the tuned filter version reported to require more filtering than the push-pull version [89] . In [89] detailed design of the push-pull version concluded that filtering the ac components necessitate a similar amount of magnetics as in an equivalent multi-module DAB dc-dc converter. Therefore, they may not be competitive in medium and high-voltage applications..
The auto dc transformer proposed in [118] and shown in Fig. 12b only converts part of the total dc power exchange between the two dc sides into ac power to be transferred to the lower converter through the coupling transformer in the ac link. The dc power converted into ac power is
/n and is fed to the dc side of the lower converter (where, P dc1 =V dc1 I dc1 and n=V dc1 /V dc2 ). The remaining part of the dc power will be transferred directly to the lower converter dc side, using the common mode currents of the upper converter (dc component of the arm currents), and this amount of power can be expressed as P dc12 =P ac /n. Thus, the MVA rating of the coupling transformer in the ac link is reduced or even halved when V dc1 :
With power flow shown by the direction of the dc currents in Fig.   12 (b) and I d1 and I d2 being the magnitudes of the common mode currents in the arms of the upper and lower converters, respectively, the dc link current of the lower converter (I dc2 ) is:
is set by the ac power transferred through the ac link). For example, when V dc1 =2V dc2 , I d1 =I d2 = I dc1 and I dc2 =2I dc1 , and these indicate that the auto dc transformer in Fig. 12b is expected to have higher efficiency than the F2F equivalent. This is because the semiconductor switches of the low-voltage side converter experience half the current stresses relative to that of an equivalent F2F connection (at a conversion ratio of 2). However, insertion of large number of FB cells in some of its arms in order to be able to cope with dc network faults at either dc side represents a limitation as it will jeopardize the high efficiency that could be achieved when only HB cells are employed. An additional problem of the asymmetric auto dc transformer in Fig. 12(b) is that it exposes both windings of the coupling transformers to high dc voltage stresses. This situation could be avoided should the auto dc transformer is rearranged to be symmetrical configuration so that both transformer windings avoid dc voltage stress. To support this discussion, the auto dc transformer of Fig. 12(b) is simulated using an average model, with the operating conditions shown in the caption of Fig. 13 . Fig. 13 (a) , (b) and (c) show current waveforms in the ac link and in the arms of the upper and lower converters of the auto dc transformer.
The total power of 1400 MW is exchanged between the two dc sides, and the switching devices of the upper and lower converters experience equal current stresses (because V dc1 =2V dc2 ). Fig. 13 (d) and (e) show the dc link currents at the high and low voltage side, and dc current components in the arms of the upper and lower converters. The dc currents components in the arms of the upper and lower converters in Fig. 13 (e) are equal, and this supports the results in Fig. 13 (b) and (c). Fig. 13 (f) shows dc powers at the terminal of the upper and lower converters and the ac power measured at the ac terminal of the lower converter. These results confirm this discussion regarding the internal power distribution in the auto dc transformer.
A multiport topology auto dc transformer has been recently presented in [119] , which exhibits the same operating principles as the two port auto dc transformer explained but uses multiple ac transformers. c) The hybrid cascaded transformerless dc converter 
The main weakness of the dc transformer topology of Fig. 14 (a) is that during a dc fault on its high-voltage side, the freewheel diodes of the two-level stage and main switches of the HB cells that bypass the cell capacitors will be exposed to high current stresses (unable to prevent fault propagation as in F2F topologies). IV.
CONCLUSIONS AND SUMMARY OF MAIN OBSERVATIONS
This paper presented a review of a number of dc-dc converters which are scalable and applicable to multi-terminal HVDC networks. It has defined a set of general desirable features for high-voltage dc-dc converters to be used when judging the applicability of each dc-dc converters being considered in this study. Based on the discussion presented in this paper and desirable features defined in section II, the following conclusions are drawn:
1) Semiconductor losses, footprint and initial cost are expected to be decisive factors that determine the viability of all highvoltage dc-dc converters, especially in F2F topologies where semiconductor losses resemble that of the back-to-back HVDC link. On this basis, the Q2L operated CTB-DAB offers the best solution for HVDC applications, because it satisfies the majority of the desirable features drawn in section II.Error! Reference source not found. However, its concentrated dc link capacitors are expected to contribute significantly to any dc fault current and this may expose the freewheeling diodes of the converter connected to faulty side and dc switchgears to excessive current stresses.
2) Holistically, the Q2L operated MMC and TAC offer better overall performance during normal and fault conditions (reduced footprint, low losses, and reduced risk to freewheel diodes in the converter connected to a faulty dc side as the distributed cell capacitance in the MMC do not contribute to the dc fault current). This latter dc fault current weakness could be mitigated if their arm inductances be slightly oversized to limit the magnitude of the common-mode currents during dc faults, and their rate of rise. Also, the cell capacitors must be slightly oversized to accommodate short duration active power sinking or sourcing due to mismatch between ac and dc powers as expected during ac network faults, without creating significant overcharge or discharge of the cell capacitors. Additionally, it has been shown the MMC and TAC with trapezoidal modulation increases the power density since most of the significant low-order harmonics contribute to dc power transfer. Also, the main switching devices that bypass the cell capacitors are rated for full load current, but the auxiliary switches (those in series with the cell capacitors) are rated at a fraction of the load current. A Q2L operated MMC, TAC, and CTB DAB present controllable dv/dt to both windings of the medium-frequency transformer in the ac link. However the Q2L operated TAC-DAB has smaller semiconductor area than in MMC and CTB DABs, and this may be advantageous in terms of initial cost.
3) Based on the features outlined in section II, it is concluded that both the A2M2C and cascaded two-level converters are less competitive for F2F high-voltage dc-dc converters, because they suffer from relatively high semiconductor losses, and their large concentrated input dc link capacitors tend to increase the current stresses in the dc side switchgear during dc network faults. Also, achieving dc fault blocking at the expense of extra semiconductor losses as in the A2M2C and cascaded two-level converters, is not necessary in F2F dc-dc converters, although it is for the terminal converters of the VSC-HVDC link.
4) Most of the resonant topologies of the dc-dc converters tend to either increase current or voltage stresses of the switching devices. Although this may be tolerable in low-voltage applications, it is not acceptable in high-voltage applications.
Generally they are single phase hence introduce large current ripple on both dc links (and possibly discontinuous link current). Thus it is concluded that resonant based dc-dc converters are less likely to be adopted in high-voltage applications.
5) A transformer is necessary for galvanic isolation in F2F dc-dc converter topologies for the following reasons: better switching device utilisation of both converters, and minimises the circulating reactive power in the ac link when the input and output dc link voltages are significantly different (by keeping the per-unit ac voltages VSC 1 and VSC 2 presented to both transformer windings, similar). Without such an isolating transformer, a dc-dc converter with different input and output dc link voltages may suffer from high losses due to excessive reactive power circulation. To avoid this scenario without using isolation transformer, the converter with higher dc voltage must be under-modulated to keep the magnitudes of the ac voltages applied at both ends of the power transfer inductor between the F2F converters near equal. Such a solution results in poor device utilisation in the converter connected to the higher dc link voltage and higher current in its switches, hence more losses. A transformer may be necessary when connecting to existing HVDC links where established filter grounding arrangement dictate connection isolation.
6) Among the auto dc transformer topologies considered in this study, the asymmetrical partially isolated dc modular auto transformer proposed in [118] offers an efficient solution for dc voltage matching and tapping in multi-terminal HVDC networks (reduced transformer MVA rating and better switching device utilization). However, it requires FB cells in the outer arms, instead of HB cells, to prevent dc fault propagation from one side to the other, and it exposes both windings of the coupling transformer to high voltage stresses of ½(V dc1 +V dc2 ) and ½ V dc2 respectively. Type 2 of non-isolated hybrid cascaded series two-level auto-dc transformer proposed in [120] VI.
